An international semiconductor company is looking for a Design Engineer. The successful individua will be in charge of creating micro-architecture specifications.
Responsibilities:
- Design RTL using Verilog or System Verilog
- Create testbenches for RTL verification
- Write and validate System Verilog Assertions
- Define timing constraints and clocks
- Utilise synthesis tools and address timing issues
- Analyse design trade-offs for improvement
- Interpret Static Timing Analysis reports
- Communicate with various teams within the organisation
Requirements:
- Master’s degree or above in electrical engineering
- 2-5 years of experience designing high-precision digital arithmetic logic and digital signal processing is ideal
- More than 5 years of professional experience
- Skilled in Verilog and SystemVerilog
- Background in digital logic design (clock divider circuits, multi-clock logic designs, CDC, FIFO, FSM, etc.)
- Knowledge of Discrete time Signal Processing theory and FIR and IIR filter design
- Proficient in spoken and written English
About the Company:
Based in the United States, this international company manufactures analogue semiconductors. Its solutions allow clients to differentiate their products through improved performance and reliability.
Keywords:
インダストリアル, メーカー, 製造業, 機械, エンジニア, 求人, 外資系
2025920/001